


Vulcan (Coffee Lake-H) Revision_1.0

Vinafix.com



SO-DIMM (support max memory up to 32GB)

I/O BOARD

I/O Conn


PAGE	TITLE
01	BLOCK DIAGRAM
02	SIGNAL & RESET MAP
03	POWER FLOW CHART
04	CHANGE HISTORY
05	SMBus & I2C Flow
06	Power flow & sequence
07	POWER SEQUENCE
08	CPU DDI/EDP
09	CPU DDR4 CHA
10	CPU DDR4 CHB
11	CPU DMI/PEG
12	CPU MISC
13	CPU VSS
14	CPU POWER
15	CPU DECOUPLING
16	ME DISABLE
17	DDR4_SO-DIMM0
18	DDR4_SO-DIMM1
19	DDR4 DECOUPLING
20	PCH DMI/PCIE/USB/SATA
21	PCH SATA/PCIE
22	PCH ESPI/SPI/FAN/HOST 3-8
23	PCH AUDIO/CL/I2C/UART 4-8
24	PCH SML/I2C/MISC
25	PCH CLOCK
26	PCH VCC
27	PCH VSS
28	Alpine-Ridge - Controller
29	Alpine-Ridge - Power
30	Type-C_PD
31	M.2 PCIE X4 SSD
32	SATA_HDD
33	M.2 WLAN KEY-E
34-35	EC MEC1416/KEYBOARD
36-37	LAN NIC KILLER & LAN JACK
38	USB CONN and power
39	SENSOR
40	AUDIO CODEC ALC3204
41	AUDIO JACK
42	TPM
43	SM BUS & SPI ROM
44	Other Conn
45-46	ACAV_IN & XDP CONN
47	PCB & Label & Screw
48	eDP Conn
49	Touch & Keyboard BL
50	ELC MCU
51	HDMI
52	GPU_PCIE
53	GPU-Xtal & Straps
54	GPU-BUFFER PARTITION A/B
55	GDDR5X 256Mx32bit_Channel_A
56	GDDR5X 256Mx32bit_Channel_B
57	GPU-BUFFER PARTITION C/D
58	GDDR5X 256Mx32bit_Channel_C
59	GDDR5X 256Mx32bit_Channel_D
60	GPU-MIO&IFPAB_DDI
61	GPU HDMI/TYPC-C
62	GPU-GPIO
63	GPU-POWER&GND
64	GPU-Decoupling
65	GPU-MIO
66	GPU-IFPAB_DDI
67	GPU-POWER Sequence
68	DC_IN
69	Charger
70	VR CONTROLLER
71-72	Vcore Driver
73	Vccgt Driver


74	Vccsa Driver	86	+FBVDDQ
75	Vcore & VccGT CAP	87	+1P0V_GPU/+1P8V_GPU & LDO
76	+1P05VSB/+2P5VPP	88	GPU_POWER_CAP
77	+1P2V_DUAL & +VTDDR	89	GPU POWER DISCHARGE
78	+3VA / +5VA	90	Power Sense
79	+VCCIO / +1P8V	91	
80-81	Load switch		
82	NVDD CONTROLLER		
83-84	NVDD Driver		
85	+12V_FAN		

Power On Sequence



① → ⑩

Vinafix.com





[illegible]




Reserved Page

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : POWER SEQUENCE	
Pegatron Corp.		Engineer: Travis_Hsieh	
Size A4	Project Name Vulcan		Rev X00
Date: Wednesday, November 28, 2018		Sheet 7 of 94	

To Apline ridge

To eDP




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU DDI/EDPPegatron Corp. Engineer: **Travis_Hsieh**

Size A3	Project Name Vulcan	Rev X00
------------	-------------------------------	------------

Date: Wednesday, November 28, 2018 Sheet 8 of 94



PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : CPU DDR4 CHA

Pegatron Corp. Engineer: Travis_Hsieh

Size A3	Project Name Vulcan	Rev X00
------------	------------------------	------------

Date: Wednesday, November 28, 2018 Sheet 9 of 94

GPU x 8



Note:
Peg_RCOMP
Trace width = 5 mils ,
Spacing = 15mils ,
Max length = 600 mils

20 DMI_RXP0 >>> E8
20 DMI_RXN0 >>> E8
20 DMI_RXP1 >>> E6
20 DMI_RXN1 >>> E6
20 DMI_RXP2 >>> D5
20 DMI_RXN2 >>> E5
20 DMI_RXP3 >>> J8
20 DMI_RXN3 >>> J9

U800G

E25 D25	PEG_RXP[0] PEG_RXN[0]	PEG_TXP[0] PEG_TXN[0]	B25 A25
E24 F24	PEG_RXP[1] PEG_RXN[1]	PEG_TXP[1] PEG_TXN[1]	B24 C24
E23 D23	PEG_RXP[2] PEG_RXN[2]	PEG_TXP[2] PEG_TXN[2]	B23 A23
E22 F22	PEG_RXP[3] PEG_RXN[3]	PEG_TXP[3] PEG_TXN[3]	B22 C22
E21 D21	PEG_RXP[4] PEG_RXN[4]	PEG_TXP[4] PEG_TXN[4]	B21 A21
E20 F20	PEG_RXP[5] PEG_RXN[5]	PEG_TXP[5] PEG_TXN[5]	B20 C20
E19 D19	PEG_RXP[6] PEG_RXN[6]	PEG_TXP[6] PEG_TXN[6]	B19 A19
E18 F18	PEG_RXP[7] PEG_RXN[7]	PEG_TXP[7] PEG_TXN[7]	B18 C18
D17 E17	PEG_RXP[8] PEG_RXN[8]	PEG_TXP[8] PEG_TXN[8]	A17 EXP_TXP7_C B17 EXP_TXN7_C
F16 E16	PEG_RXP[9] PEG_RXN[9]	PEG_TXP[9] PEG_TXN[9]	C16 EXP_TXP6_C B16 EXP_TXN6_C
D15 E15	PEG_RXP[10] PEG_RXN[10]	PEG_TXP[10] PEG_TXN[10]	A15 EXP_TXP5_C B15 EXP_TXN5_C
F14 E14	PEG_RXP[11] PEG_RXN[11]	PEG_TXP[11] PEG_TXN[11]	C14 EXP_TXP4_C B14 EXP_TXN4_C
D13 E13	PEG_RXP[12] PEG_RXN[12]	PEG_TXP[12] PEG_TXN[12]	A13 EXP_TXP3_C B13 EXP_TXN3_C
F12 E12	PEG_RXP[13] PEG_RXN[13]	PEG_TXP[13] PEG_TXN[13]	C12 EXP_TXP2_C B12 EXP_TXN2_C
D11 E11	PEG_RXP[14] PEG_RXN[14]	PEG_TXP[14] PEG_TXN[14]	A11 EXP_TXP1_C B11 EXP_TXN1_C
F10 E10	PEG_RXP[15] PEG_RXN[15]	PEG_TXP[15] PEG_TXN[15]	C10 EXP_TXP0_C B10 EXP_TXN0_C

PEG_RCOMP

B8 DMI_TXP[0] 20
A8 DMI_TXN[0] 20
C6 DMI_TXP[1] 20
B6 DMI_TXN[1] 20
B5 DMI_TXP[2] 20
A5 DMI_TXN[2] 20
D4 DMI_TXP[3] 20
B4 DMI_TXN[3] 20

COFFEE LAKE-H

GPU x 8


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU PEG/DMI

Pegatron Corp. Engineer: Travis_Hsieh

Size A3	Project Name Vulcan	Rev X00
------------	------------------------	------------

Date: Wednesday, November 28, 2018 Sheet 11 of 94



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : CPU VSS

Pegatron Corp. Engineer: Travis_Hsieh

Size A3	Project Name Vulcan	Rev X00
------------	-------------------------------	------------

Date: Wednesday, November 28, 2018 Sheet 13 of 94










Table 50-3. Decoupling Requirements for CFL H Processor

Domain	Board Edge cap	Backside cap	Notes
Vcc	5x 47uF 0805	12x 22uF 0603	
		21x 10uF 0402	
		24x 1uF 0201	
		24x 0201 (placeholder)	
VccGT	3x 47uF 0805 7x 22uF 0603		Place as close to the BGA as possible
		10x 10uF 0402	
		12x 1uF 0201	
VccSA	2x 47uF 0805 2x 22uF 0603		
		7x 10uF 0402	
		1x 1uF 0201	
VDDQ		4x 22uF 0603	
		11x 10uF 0402	
VCCIO		3x 10uF 0402	
		3x 0402 (placeholder)	


Additional capacitors might be needed if the connectivity from BGAs to capacitors is not adequate.

Change for power noise fail - X00/0717

Reserved Page

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : Reserved	
Pegatron Corp.		Engineer: Travis_Hsieh	
Size A4	Project Name Vulcan		Rev X00
Date: Wednesday, November 28, 2018		Sheet 16 of 94	



Note:
All VREF traces should be at least
20 mils wide with 20 mils spacing to other signals/planes

Follow RVP for power noise fail - X00/0717

<Core Design>

PEGATRON Title : **DDR4_SO-DIMM1**



Pegatron Corp. Engineer: **Travis_Hsieh**

Size Custom	Project Name Vulcan	Rev X00
Date: Wednesday, November 28, 2018	Sheet 18 of 94	


+1P2V_DUAL

Change all 10u to 4.7u*2 for placement - 2017-1/4


close
CH A SO-DIMM



close
CH B SO-DIMM



close
CH A SO-DIMM




close
CH B SO-DIMM

Change all 1uF from 0402 package to 0201 for placement - 2017-1/4

+VTT_DDR


Near SO-DIMM




DDR4 SODIMM Power Plane Decoupling

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)	Note
DDR4 2 Channels SODIMM 1DPC	VDDQ	4 near each side of the DIMM connector close to VDD pins	16x 10 μ F (0603)	
		4 near each side of the DIMM connector close to VDD pins	16x 1 μ F (0402)	
		1 placeholder	1x 330 μ F (7343)	
	VTT	Place these caps on the VTT plane close to SODIMM	1x 10 μ F (0603)	
		Placeholder	1x 10 μ F (0603)	
		Place these caps on the VTT plane close to SODIMM	4x 1 μ F (0402)	
	VPP	DRAM Side	2x 10 μ F (0603)	
		DRAM Side	2x 1 μ F (0402)	
	VDDSPD	Place close to DIMM	1x 0.1 μ F (0402)	
		Place close to DIMM	1x 2.2 μ F (0402)	

+2P5V_VPP








close CH A SO-DIMM




close CH B SO-DIMM


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : DDR DECOUPLING	
Pegatron Corp.		Engineer: Travis_Hsieh	
Size	Project Name	Vulcan	Rev
Custom			X00
Date: Wednesday, November 28, 2018		Sheet	19 of 94






GPU_ID	GPU_ID2	GPU_ID1
Config	GPU_ID2	GPU_ID1
N17P	R2333; 0	R2334; 0
N18E	R2333; 0	R2332; 1
N17E	R2331; 1	R2334; 0
N18P	R2331; 1	R2332; 1




for BIOS CPU ID - X02


Phase_ID	Phase_ID2	Phase_ID1
Config	Phase_ID2	Phase_ID1
X00(EVT)	R2329; 0	R2330; 0
X01(DVT)	R2329; 0	R2328; 1
X02(DVT2)	R2327; 1	R2330; 0
A00(PVT)	R2327; 1	R2328; 1



```
This Signal has a weak internal pull-down.
Offset 3410h:Bit 10
0: SPI
1: LPC
```




(FCN will disable the I/O timer system reboot feature).




0 = Disable "Top Swap" mode. (Default)
1 = Enable "Top Swap" mode.

GPP_H15/SML3ALERT#
External pull-up is required. Recommend 100K if pulled

This signal has a weak internal pull-down.
0 = Master Attached Flash Sharing (MAFS) enabled
(Default)
1 = Slave Attached Flash Sharing (SAFS) enabled.






NOTE:

CRB: 2.71Kohm

Refer to GND; NOT near switching noise; spacing 3x

Add a GND shield(Width>4 mils)

between XCLK_BIASREF and adjacent IO signals






PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : **PCH CLOCK**


Pegatron Corp. Engineer: **Travis Hsieh**

Size A3 Project Name **Vulcan** Rev X00


Date: Wednesday, November 28, 2018 Sheet 25 of 94








M.2 KEY-M SSD #1 (SATA+PCIE X4)




HDD



WLAN

Vinafix.com


M.2 KEY-E WLAN





21 CNV_BRI_RSP_UART0_RXD << R3309 1 2 22Ohm >> CNV_BRI_RSP_UART0_RXD_CON
21 CNV_RGI_UART0_CTS_N << R3311 1 2 22Ohm >> CNV_RGI_UART0_CTS_N_CON

Remark: 1. NC is not connected; YES is connected.
2. Pin54 is BT_DISABLE_L; Pin56 is WLAN_DISABLE_L.
3. Pin 20,22,32,34 and 36 are GPIO and have internal pull up(QCA6174A75), Suggest platform NC those pins.
4. Pin44, 46, 48, QCA suggest platform to NC.
5. Pin17 and 19 suggest reserve test point at platform side.

reserve for wake_WLAN - X02



Level shift for CNVi change D group to 3.3V - X00/0703




Pull Up

EC Power


eSPI Strap

CR_STRAP	BSS_STRAP	Source
0	X	Use 3.3V Private SPI
1	0	Use eSPI Flash Channel
1	1	Use 3.3V Shared SPI


Note:
If the eSPI Flash Channel is used for booting, the GPIO123/SHD_CS# pin must be used as RSMRST#. This pin will be driven high by the boot ROM code in order to activate the eSPI flash channel.
If the SHD_SPI port is used for booting, then any unused GPIO may be used for RSMRST#.




Imax: 12.5mA



PD reset follow reference design -X00



RTC GEN#



FAN_EN_MDS




+3P9VSB_EC



+3P9VSB_EC




+3P9VSB_EC



+3P9VSB_EC




+3P9VSB_EC




Board_ID	config	Pull-High res ; R3412	Voltage
X00(EVT)	10K		3
X01(DVT)	17.8K		2.801
X02(DVT2)	27K		2.598
X03(reserve1)	37.4K		2.402
A00(PVT)	49.9K		2.201
A01	64.9K		2.001
A02	82.5K		1.808
A03	107K		1.594
Reserve2	154K		1.299
Reserve3	200K		1.1

MODEL_ID	CPU	GPU	Pull-High res ; R3410	Voltage
0	H62	N17P_G1/N18P_G0	10K	3
1	H82	N17P_G1/N18P_G0	17.8K	2.801
2	H62	N18P_G1	27K	2.598
3	H82	N18P_G1	37.4K	2.402
4		Reserve	49.9K	2.201
5		Reserve	64.9K	2.001
6	H62	N17E_G1/N18E_G1/N18E_G0	82.5K	1.808
7	H82	N17E_G1/N18E_G1/N18E_G0	107K	1.594
8	H62	N18E_G2_G3	154K	1.299
9	H82	N18E_G2_G3	200K	1.1


GPIO123/SHD_CS# [R85_STRAP]



+3P9VSB_EC




+3P9VSB_EC




+3P9VSB_EC




+3P9VSB_EC



+3P9VSB_EC



+3P9VSB_EC



+3P9VSB_EC



+3P9VSB_EC




+3P9VSB_EC



+3P9VSB_EC




+3P9VSB_EC



debug test point placement together bottom side

HOST DEBUG TX	1	Q3404	TPC26T_50	NOBOM
ICSP CLK	1	Q3406	TPC26T_50	NOBOM
ICSP DAT	1	Q3405	TPC26T_50	NOBOM
ICSP CLR	1	Q3407	TPC26T_50	NOBOM
+3P9VSB_EC	1	Q3409	TPC26T_50	NOBOM



Need very close to EC



Need very close to EC




Need very close to EC



Need very close to EC




Need very close to EC




Need very close to EC




Need very close to EC






Need very close to EC



Need very close to EC




KeyBoard connector




TX pool change to MX per CE request - X01/0801

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON		Title : KB & NKRO	
Pegatron Corp.		Engineer: Travis_Hsieh	
Size B	Project Name Vulcan	Rev X00	
Date: Wednesday, November 28, 2018	Sheet 35	of 94	





<Core Design>


PEGATRON			Title : LAN JACK	
Pegatron Corp.			Engineer: Travis_Hsieh	
Size A3	Project Name Vulcan			Rev X00
Date: Wednesday, November 28, 2018		Sheet 37 of 94		

CTL1	CTL2	CTL3	ILIM_SEL	MODE	CURRENT LIMIT SETTING	STATUS/OUTPUT (Active low)	COMMENT
0	0	0	0	Discharge	NA	OFF	OUT held low
0	0	0	1	Discharge	NA	OFF	
0	0	1	0	DCP_Auto	ILIM_HI	OFF	
0	0	1	1	DCP_Auto	I_{DCP_20V} & ILIM_HI ⁽¹⁾	DCP load present ⁽²⁾	Data Lines Disconnected and Load Detect Function Active
0	1	0	0	SDP1	ILIM_LO	OFF	Data Lines connected
0	1	0	1	SDP1	ILIM_HI	OFF	Data Lines Disconnected
0	1	1	0	DCP_Auto	ILIM_HI	OFF	Data Lines Disconnected and Load Detect Function Active
0	1	1	1	DCP_Auto	ILIM_HI	DCP load present ⁽³⁾	Data Lines Disconnected and Load Detect Function Active
1	0	0	0	DCP_Shorted	ILIM_LO	OFF	Device Forced to stay in DCP BC1.2 charging mode
1	0	0	1	DCP_Shorted	ILIM_HI	OFF	
1	0	1	0	DCP / Divider1	ILIM_LO	OFF	Device Forced to stay in DCP Divider1 Charging Mode
1	0	1	1	DCP / Divider1	ILIM_HI	OFF	
1	1	0	0	SDP1	ILIM_LO	OFF	Data Lines Connected
1	1	0	1	SDP1	ILIM_HI	OFF	
1	1	1	0	SDP2 ⁽⁴⁾	ILIM_LO	OFF	
1	1	1	1	CDP ⁽⁴⁾	ILIM_HI	DCP load present ⁽⁵⁾	Data Lines Connected and Load Detect Active


Power Share

[illegible][illegible][illegible]

Thermal Sensor






U3901: Under GPU thermal pipe
Q3900: Under CPU thermal pipe
Q3901: Close to SSD connector




<Core Design>

PEGATRON		Title : SENSOR	
Pegatron Corp.		Engineer: <i>Travis_Hsieh</i>	
Size A3	Project Name Vulcan	Rev X00	
Date: Wednesday, November 28, 2018		Sheet	39 of 94

AUDIO CODEC- ALC3204



R4003 Place at Codec bottom side.
R4002 Place near audio connector. Don't short this pad to USB digital ground, and should be far away from any power traces.




GLOBAL HEADSET CONNECTOR

OMTP/CTIA headset, Headphone, Line-Out,
Microphone input, Line input.


This recommended phone-jack has moved #5/#6 Jack detect pin to the last position and lined up with #1 Tip pin.
This kind of design will significantly improve the false detect caused by JD triggered timing

PCB trace width of MIC2-R(SLEEVE)/MIC2-L(RING2) are required at least 40 mil for HP crosstalk consideration and, its length should be as short as possible.

L4100/L4103 should choose DC resistance (Rdc) < 30m-ohm to get the best audio performance for HP crosstalk.



Separate Analog and Digital ground plane



SPEAKER CONN



<Core Design>



PEGATRON		Title : AUDIO JACK	
Pegatron Corp.		Engineer: Travis_Hsieh	
Size A3	Project Name Vulcan	Rev X00	
Date: Wednesday, November 28, 2018		Sheet 41 of 94	

Reserved Page



<Core Design>

PEGATRON		Title : Reserved	
Pegatron Corp.		Engineer: Travis_Hsieh	
Size A4	Project Name Vulcan		Rev X00
Date: Wednesday, November 28, 2018		Sheet 42 of 94	

SMBUS



SPI ROM (Quad I/O Supported)




PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : SM BUS & SPI ROM


Pegatron Corp. Engineer: Travis Hsieh

Size A3 Project Name Vulcan Rev X00

Date: Wednesday, November 28, 2018 Sheet 43 of 94



INTEL XDP DEBUG CONN



<PEGATRON DT-MB RESTRICTED SECRET


PEGATRON Title : XDP

Pegatron Corp. Engineer: Travis_Hsieh


Size	Project Name	Rev
A3	Vulcan	X00

Date: Wednesday, November 28, 2018 Sheet 46 of 94

NOBOM
PCB4700
PCB
CCL = Y




Fan Nut




For CPU

For GPU



TOP VIEW



PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : PCB & Label & Screw



Pegatron Corp. Engineer: **Travis_Hsieh**

Size A3	Project Name Vulcan	Rev X00
------------	-------------------------------	------------


Date: Wednesday, November 28, 2018 Sheet 47 of 94

Supply max 2.5A




Panel power






NON G-SYNC ; CPU





G-SYNC ; GPU








KB_BL_ID		
Config	KB_BL_RGB_EN#	KB_BL_DET
KB_BL_RGB	0	0
KB_BL_SINGLE	1	1
KB_NON_BL	1	0
N/A	1	1






Keyboard backlight






CELL1 TOP X32 MODE












Table 9.6 HDMI Power Rails

Power Rails	Voltage	Maximum Current Draw
IFP_IOVDD	1.0 V ± 5%	~87 mA
IFPAB_PLLVDD	1.8 V ± 10%	~98 mA
IFPCD_PLLVDD	1.8 V ± 10%	~98 mA
IFPEF_PLLVDD	1.8 V ± 10%	~98 mA

TO HDMI

TO eDP





Table 9.11 DP Power Rails

Power Rails	Voltage	Maximum Current Draw
IFP_IOVDD	1.0 V ± 5%	~118 mA
IFPAB_PLLVDD	1V8 V ± 10%	~102 mA
IFPCD_PLLVDD	1V8 V ± 10%	~102 mA
IFPEF_PLLVDD	1V8 V ± 10%	~102 mA

TO mDP

<Core Design>




+FBVDDQ


+NVVDD

Under GPU


Partition A



Partition B



Partition C




Partition D



Near GPU




Near GPU




Close to GDDR












Near GPU



Under GPU




Under GPU




Vinafix.com

PEGATRON		Title : TYPE-C_PD	
<small>Pegatron Corp.</small>		Engineer: <u>Travis_Hsieh</u>	
<small>Size</small> C	<small>Project Name</small> Vulcan	<small>Rev</small> 800	
<small>Date:</small> Wednesday, November 28, 2018		<small>Sheet</small> 65	<small>of</small> 84




Vinafix.com


1.1V8_AON




2.1V8_MAIN




POWER GOOD




3.3V3_MAIN




4.NVDD



5. PEX_VDD



6. FBVDDQ




<Core Design>


DC-IN connector

N : $I_{in} = 180W / 19.5V$
 $= 9.231A$

N+1: $I_{in} = 240W / 19.5V$
 $= 12.308A$




PSID Circuit




Remove JP6800 and JP6801

Battery Pack connector




For Battery damage EC issue - X01/0824

Adapter Protection Circuit



Battery Protection Circuit





34 PROCHOT

<Core Design>

PEGATRON Title : DC_IN			
Pegatron Corp.		Engineer: Chris Tseng	
Size	Project Name	Vulcan	Rev
A2			X00
Date: Wednesday, November 28, 2018 Sheet 68 of 94			

+VDC_IN





OWNER	+Vcore OC Point	Low Limit	High Limit
Atticus	167.94A ~ 100% 251.91A ~ 150%	78.44A	L= 0.08uH @ 80A (Per Choke)
Terry	167.94A ~ 100% 251.91A ~ 150%	78.44A	L= 0.08uH @ 80A (Per Choke)



$I_{Low\ Limit} = I_{DVID} + I_{o_Cout}$
 $= 26A + (30mV/uS) * 1748uF$
 $= 78.44A$

※ Controller will shut down after 50uS when 184.99A is Iout < 277.49A
 Controller will shut down immediately when Iout trigger 277.49A


PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : Vcore Driver-1

Pegatron Corp. Engineer: Chris Tseng
 Size Project Name
 Custom Vulcan
 Date: Wednesday, November 28, 2018 Sheet 71 of 84



Remove PJP7402 and PJP7403




OWNER	+VCCSA OC Point	Low Limit	High Limit
Atticus	18.96A @ DCR=4.2mΩ (Worst) 19.91A @ DCR=4mΩ (Typ.)	12.95A	L= 0.3uH @ 27A
Terry	18.96A @ DCR=4.2mΩ (Worst) 19.91A @ DCR=4mΩ (Typ.)	12.95A	L= 0.3uH @ 27A

$$I_{Low Limit} = I_{DVID} + I_{o_Cout}$$

$$= 5A + (30mV/uS) * 265uF$$

$$= 12.95A$$



VCCSA Output CAP
 330uF/2V/H=2mm * 1(NI)
 22uF/6.3V * 12 (I)
 22uF/6.3V * 2 (NI)

PEGATRON DT-MB RESTRICTED SECRET

PEGATRON Title : VccSA Driver

Pegatron Corp. Engineer: Chris Tseng

Size Project Name Custom Vulcan

Date: Wednesday, November 28, 2018 Sheet 74 of 94

Remove PJP7704 and PJP7705

+1P2V_DUAL
 Imax=8.44A
 TDC=5.906A
 Iin=1.324A @ 85% Efficiency / Vin=9V
 FSW=300kHz
 AIL=2.502A @ Vin=19.5V
 ΔV=22.53mV
 H/S=0.638W
 L/S=0.196W

+VTT_DDR
 Imax: 0.6A
 TDC: 0.42A

Change for power sequence - X00/0713

OC Point = $R_{trip} \cdot I_{0A} \cdot \frac{1}{L/S \cdot R_{ds(on)}} +$
 Mode (Tracking Discharge):
 100Kohm=300KHz
 200Kohm=400KHz

ExtReference Vref2


DAC

RDS(ON)=2.5mQ(25°C) -ADN6992
 RDS(ON)=3.5mQ(105°C) -ADN6992

Owner	+5VSB OC point	Low Limit	High limit
Atticus	21.35A @25°C	N/A	0.7uH @ 26A
Terry	21.35A @25°C	N/A	0.7uH @ 26A

RDS(ON)=2.2mQ(25°C) -SIZ9800T
 RDS(ON)=3.0mQ(105°C) -SIZ9800T

Owner	+5VSB OC point	Low Limit	High limit
Atticus	24.09A @25°C	N/A	0.7uH @ 26A
Terry	24.09A @25°C	N/A	0.7uH @ 26A



RDS(ON)=2.5mΩ(25℃) -A0N6992
 RDS(ON)=3.5mΩ(105℃) -A0N6992



Owner	+5VSB OC point	Low Limit	High limit
	30.82A @25℃	N/A	1.6uH @ 36A
	22.82A @105℃	N/A	1.6uH @ 36A
	32.3165A @25℃	N/A	1.6uH @ 36A
	23.89A @105℃	N/A	1.6uH @ 36A

RDS(ON)=7.0mΩ(25℃) -SIZ340DT-T1-GE3
 RDS(ON)=9.8mΩ(105℃) -SIZ340DT-T1-GE3

Owner	+3P3VSB OC point	Low Limit	High limit
	22.29A @25℃	N/A	1.5uH @ 23A
	16.463A @105℃	N/A	1.5uH @ 23A
	22.29A @25℃	N/A	1.5uH @ 23A
	16.463A @105℃	N/A	1.5uH @ 23A


RDS(ON)=2.2mΩ(25℃) -SIZ980DT
 RDS(ON)=3.08mΩ(105℃) -SIZ980DT



Owner	+5VSB OC point	Low Limit	High limit
	34.63A @25℃	N/A	1.6uH @ 36A
	25.54A @105℃	N/A	1.6uH @ 36A
	34.63A @25℃	N/A	1.6uH @ 36A
	25.54A @105℃	N/A	1.6uH @ 36A



PEGATRON		Title : 79.+VCCIO/ +1P8V	
Pegatron Corp.		Engineer: <i>Chris Tseng</i>	
Size Custom	Project Name Vulcan	Rev X00	
Date: Wednesday, November 28, 2018		Sheet	79 of 94

Vinafix.com







PEGATRON DT-MB RESTRICTED SECRET

<Core Design>

PEGATRON		Title : -NVDD Driver Cap	
Pegatron Corp.		Engineer: Chris Tseng	
Size	Project Name	Rev	
Custom	Vulcan	200	
Date: Wednesday, November 28, 2018	Sheet	83	of 84




<Core Design>

PEGATRON Title: .NVVDD Dnsr-2

Pegatron Corp. Engineer: **Chris Tseng**

Size	Project Name	Rev
Custom	Vulcan	X00
Date: Wednesday, November 28, 2018	Sheet 84 of 84	


+12V
 $I_{max} = 0.8A$
 $TDC = 0.8A$
 $I_{in} = 2.259A @85\% \text{ Efficiency}$
 $F_{sw} = 1.2MHz$
 $\Delta I_L = 0.517A$



Owner	+12V OC point	Low Limit	High limit
	4.5A(Min) / 5.0A(Typ.)	N/A	3.25uH @ 8A
	4.5A(Min) / 5.0A(Typ.)	N/A	3.25uH @ 8A


※ OC point is based on peak inductor current

PEGATRON DT-MB RESTRICTED SECRET			
PEGATRON		Title : +12V	
Pegatron Corp.		Engineer: Chris Tseng	
Size	Project Name	Rev	
Custom	Vulcan	X00	
Date: Wednesday, November 28, 2018		Sheet	85 of 94




Owner	+1P0V_GPU	Low Limit	High limit
Atticus	4.0A	N/A	0.44uH @ 6A
Terry	4.0A	N/A	0.44uH @ 6A

* OC point is based on peak inductor current




For EE sequence - X02/1026



+NVVDD Output CAP(w/ +NVVDDS)

330uF/2V/H=2mm * 7 (I)
330uF/2V/H=1.5mm * 2(NI)




+FBVDDQ Output CAP

330uF/2V/H=2mm * 3 (I)
330uF/2V/H=1.5mm * 2(NI)

<Core Design>

PEGATRON		Title : GPU_POWER_CAP	
Pegatron Corp.		Engineer: Chris_Tseng	
Size	Project Name	Vulcan	Rev
A3			X00
Date: Wednesday, November 28, 2018	Sheet 88 of 94		

GPU POWER DISCHARGE




<Core Design>

PEGATRON Title : GPU POWER DISCHARGE

Pegatron Corp. Engineer: Chris Tseng


Size A4	Project Name Vulcan	Rev B00
------------	-------------------------------	------------

Date: Wednesday, November 28, 2018 Sheet 89 of 94




Input Current: 12A @19V (1ms moving average)
Input Current: 10A @19V (5ms moving average)
Input Current : 4.21A @19V (1s moving average)

Input Current: 25.33A @9V (1ms moving average)
Input Current: 21.11A @9V (5ms moving average)
Input Current : 8.89A @9V (1s moving average)




Only change part number to
On-semi (06T89V004N00)



OnSemi		R954	R924	R977	R923	R950	R953	R952	C841	C836
		PR9023	PR9027	PR9024	PR9028	PR9030	PR9022	PR9026	PC9010	PC9012
N18E-G3 MAX-Q	80W	649Ω	649Ω	287Ω	287Ω	243kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G2 MAX-Q	80W	649Ω	649Ω	287Ω	287Ω	243kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G1 MAX-P	80W	649Ω	649Ω	287Ω	287Ω	243kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G0 MAX-P	80W	649Ω	649Ω	287Ω	287Ω	243kΩ	75kΩ	75kΩ	1.0nF	1.0nF
uPI		R954	R924	R977	R923	R950	R953	R952	C841	C836
		PR9070	PR9071	PR9072	PR9073	PR9074	PR9022	PR9026	PC9010	PC9012
N18E-G3 MAX-Q	80W	487Ω	487Ω	215Ω	215Ω	324kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G2 MAX-Q	80W	487Ω	487Ω	215Ω	215Ω	324kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G1 MAX-P	80W	487Ω	487Ω	215Ω	215Ω	324kΩ	75kΩ	75kΩ	1.0nF	1.0nF
N18E-G0 MAX-P	80W	487Ω	487Ω	215Ω	215Ω	324kΩ	75kΩ	75kΩ	1.0nF	1.0nF

Vinafix.com

<Core Design>			
PEGATRON		Title : RESERVE	
Pegatron Corp.		Engineer: Chris Tseng	
Size A2	Project Name Vulcan	Rev X00	
Date: Wednesday, November 28, 2018		Sheet	91 of 94



Pin	Signal	IO	Bank	Pin	Signal	IO	Bank	Signal
R9225	BACKLIGHT_MA33_P_E3	0Ohm	2	R9235	0Ohm	2	NOBOM	+VCCGT_VSP_E3
R9226	BACKLIGHT_MA33_N_E3	0Ohm	2	R9236	0Ohm	2	NOBOM	+VCCGT_VSN_E3
R9227	PANEL_MA33_P_E3	0Ohm	2	R9237	0Ohm	2	NOBOM	STORAGE_MA33_P_E3
R9228	PANEL_MA33_N_E3	0Ohm	2	R9238	0Ohm	2	NOBOM	STORAGE_MA33_N_E3
R9229	PSENSE_SDA	0Ohm	2	R9239	0Ohm	2	NOBOM	PSENSE_SCL
R9230	+PSENSE_VDD	0Ohm	2	0Ohm	2	NOBOM		
R9231	+VCORE_VSN_E3	0Ohm	2	R9240	0Ohm	2	NOBOM	+1P2V_DUAL_VSN_E3
R9232	+VCORE_VSP_E3	0Ohm	2	R9241	0Ohm	2	NOBOM	+1P2V_DUAL_VSN_E3
R9233	+VBATT_VSN_E3	0Ohm	2	R9242	0Ohm	2	NOBOM	+VCCSA_VSN_E3
R9234	+VBATT_VSP_E3	0Ohm	2	R9243	0Ohm	2	NOBOM	+VCCSA_VSP_E3

<Core Design>

PEGATRON		Title : POWER SENSE MAX34417	
Pegatron Corp.		Engineer: <i>Chris Tseng</i>	
Size A3	Project Name Vulcan	Rev X00	
Date: Wednesday, November 28, 2018	Sheet 92	of 94	


Vinafix.com

<Core Design>


PEGATRON		Title : RESERVE	
Pegatron Corp.		Engineer: Chris Tseng	
Size A3	Project Name Vulcan		Rev X00
Date: Wednesday, November 28, 2018		Sheet	94 of 94

990.IO port/Hall sensor


Vinafix.com



Hall Sensor



Screw Hole






<Core Design>

PEGATRON		Title : IO port/Hall sensor	
Pegatron Corp.		Engineer: Alex_Tsai	
Size B	Project Name Vulcan		Rev X00
Date: Wednesday, November 28, 2018		Sheet 990 of 94	

991.USB PORT

Imax: 105mA





<Core Design>

PEGATRON		Title : USB DB PORT	
Pegatron Corp.		Engineer: Alex Tsai	
Size	Project Name	Vulcan	Rev
C			X00
Date: Wednesday, November 28, 2018		Sheet 991 of 94	

992.Card_reader_RTS5144-GR

POWER



card lock	SD_WP pin high
card unlock	SD_WP pin low

WITHOUT CARD		CARD INSERTED:LOCK		CARD INSERTED:UNLOCK	
W/P	GND	W/P	GND	W/P	GND
C/D	VSS1	C/D	VSS1	C/D	VSS1
	P3		P3		P3

